Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

2-input NAND gate parallel PMOS issue when the 2 inputs have a big freq diff

Status
Not open for further replies.

Negneg

Newbie level 6
Newbie level 6
Joined
Apr 15, 2015
Messages
12
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Activity points
108
differences in NAND's parallel PMOSes' threshold voltage when swap inputs

Hi,

I'm running a NAND gate in HSpice, and I'm giving it different pulse source signals (different frequencies). Then, I'm running the MOSRA Aging simulator to calculate the threshold voltage changes of the two identical parallel PMOS transistors.
The results are fine for most of the signals, however I see some strange results for the cases when the frequencies are very different:
For example when input A has a pulse signal of: Vin1 In1 0 pulse (0 'Supply' 0 10p 10p 90p 200p)
and input B has the signal of: Vin2 In2 0 pulse (0 'Supply' 0 10p 10p 9990p 20000p)
The results show that the threshold voltage changes because of HCI (which is related to the number of transitions/switches) for input A is very high compare to input B, which is the correct answer! But, when I swap the inputs and run the NAND gate again (which should be exactly the same), I get strange numbers showing that the threshold voltage changes are much higher for the low frequency input (almost close to the high frequency values).
In summary I see a difference between these two cases:

Vin1 In1 0 pulse (0 'Supply' 0 10p 10p 90p 200p)
Vin2 In2 0 pulse (0 'Supply' 0 10p 10p 9990p 20000p)

and

Vin1 In1 0 pulse (0 'Supply' 0 10p 10p 9990p 20000p)
Vin2 In2 0 pulse (0 'Supply' 0 10p 10p 90p 200p)

Anyone has an idea why this is happening? Both PMOS are exactly the same in the HSpice code.

Thanks
 

Hi,

In a simple CMOS 2-input NAND gate with identical transistors (same size), we have two parallel PMOSes. I call the inputs: A and B. If I give two pulse signals to the inputs, one with very high frequency and the other one very low frequency, does the high frequency input affects the other one? Is there any reason that the high frequency input causes more switches/transitions on the low frequency input?

example:
VinA InA 0 pulse (0 'Supply' 0 10p 10p 90p 200p)
VinB InB 0 pulse (0 'Supply' 0 10p 10p 9990p 20000p)

Thanks,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top