Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

180nm Cmos LNA design

Status
Not open for further replies.
E

eses23

Newbie level 6
Newbie level 6
Joined
Aug 11, 2015
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
95
I want to design 180nm cmos LNA in AWR. I have an input and output matching network. Noise figure,input and output matching values are normal but I can't get the reasonable result for the gain. The gain is -3dBm. I am so confused.I can't find the problem.Please help me.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top