Confusion about blocking and nonblocking assignment?

[jason7361]

Hi! I have confusion about blocking and nonblocking assignment in the Verilog,
can anyone answer the following question for me?

A = 1;
B = 0;
C <= A;
B = C;
#5 D = B;
#5 D = C;
A <= D;

I am not sure the code above is valid, but if it is valid, what's the value of A,B,C,D at different time?

Thank you.

 

[FvM]

The code is not valid, because you can't mix both assignment types for the same signal.

I noticed, that the link for the popular cummings paper on non-blocking assignments has expired. Here's a copy: