Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to eliminate "assign" in verilog netlist?

Status
Not open for further replies.

meshell

Newbie level 5
Newbie level 5
Joined
Apr 29, 2009
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
Hi,
Does anyone know how to eliminate the "assign"sentence in verilog netlist using tools like Design Complier?
Thanks a lot.

Regards,
Meshell
 

For Design compiler...

##
## Run after elaboration
##
set_fix_multiple_port_nets -all -buffer_constants
set verilogout_equation false
set verilogout_no_tri true
set write_name_nets_same_as_ports true
set verilogout_higher_designs_first false
set verilogout_show_unconnected_pins true
set hdlout_internal_busses true
set_fix_multiple_port_nets -all [get_designs]
set current_design digitalTop

##
## To write out netlist
##
change_names -rules verilog -hierarchy
write -format verilog -hier -output digitalTop.v
 

Dear I dont know about DC but in encounter we do like this:-

Encounter removes assign statements and does not change the netlist. Use the following command:
setDoAssign off


 Encounter removes assign statements by merging the nets in Assign statements,
changing the netlist. Use the following command:
setDoAssign on

 Encounter replaces Assign statement with buffers during design import. Use the
following command:
setDoAssign on -buffer buffer_cell
 
  • Like
Reactions: alphus

    alphus

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top