Non AMP

16-bit BINARY DIVISION

Thread starter ponparithi
Start date Apr 4, 2013

Status: Not open for further replies.

Apr 4, 2013

#1

P

ponparithi

Newbie level 3

Can anyone please post a code for "16-bit binary division"..,????

Apr 4, 2013

#2

T

TrickyDicky

Advanced Member level 7

I suggest using your vendor's divider IP core.

Apr 4, 2013

#3

P

ponparithi

Newbie level 3

Wat i am a newbie ..,can't understand..

Apr 4, 2013

#4

T

TrickyDicky

Advanced Member level 7

For altera:
**broken link removed**

for Xilinx
**broken link removed**

Apr 4, 2013

#5

P

ponparithi

Newbie level 3

can you post the exact code sir.., ??/

Apr 4, 2013

#6

T

TrickyDicky

Advanced Member level 7

No, the code is not available for public use. You generate the cores and then interface to them

Status: Not open for further replies.

Similar threads

[SOLVED] Verifying the CRC-16-CCITT calc
- Started by dpaul
- Mar 14, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
F
[SOLVED] Lattice FPGA: issue solved after re-flashing the same binary
- Started by flote21
- Jan 6, 2024
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
B
[SOLVED] Trying to debug binary to bcd using double dabble algorithm.
- Started by BojackHorseman
- Oct 7, 2022
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
G
3 bit dual mode counter in Verilog
- Started by Gray Rosewood
- Nov 30, 2021
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
[SOLVED] bit-select or part-select is not allowed in a assign statement for non-net
- Started by stackprogramer
- Apr 24, 2022
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design