Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is useful skew.how will come useful skew?

Status
Not open for further replies.
Hi,

Please find the attachment to get a better understanding of Useful Skew.

thx

S. Nikhil
 
excellent material. keep it up Nikhil.. Do u have any training materials for IC compiler
??

Regards,
Sam
 

thx,S.Nikhil!
I've searching it for a long a time!
 

Thanks a lot. It is so useful to me.
 

Useful skew is a concept of delaying the capturing flip-flop clock path, this approach helps in meeting setup requirement with in the launch and capture timing path. But the hold-requirement has to be met for the design.
 

it is useful material, thanks. Nikhil
 

is this concept applicable for FPGA?
 

Hi Teja,
What is On chip variation? Why does it get effected by Useful Skew?

Thanks in advance
 

Thanks! Got it and study!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top