Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

resize command - (VHDL)

Status
Not open for further replies.

mstalebi

Junior Member level 1
Junior Member level 1
Joined
Jun 3, 2006
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,410
vhdl resize

Dear friends,

can anyone help me understand how resize in VHDL works?

I want to know if this command generates reliable results for signed data types?

Thanks in advance,
msTalebi.
 

resize vhdl

I don't konw if resize works well for signed numbers but if you would like to perform sign extension i.e to place a smaller signed number into a larger one then it can be performed as follows:
Consider you want to place a 4-bit signed number into an 8-bit one:

process(smaller_num)
begin
larger_num(3 down to 0)<=smaller_num;
--places smaller number into the larger one.

--The next part performs the sign extension:
if (smaller_num(3)='0')
then
larger_num(7 downto 4)<="0000";
elsif(smaller_num(3)='1')
then
larger_num(7 downto 4)<="1111";
end if;

end process;
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top