- Joined
- Jan 22, 2008
- Messages
- 53,140
- Helped
- 14,792
- Reputation
- 29,871
- Reaction score
- 14,293
- Trophy points
- 1,393
- Location
- Bochum, Germany
- Activity points
- 301,182
May be. Control algorithm and gate signal generation wasn't yet described or addressed at all in this thread. How can we know if it's implemented appropriately?on previous picture you can see the noise line running through the signals when voltage feedback is implemented
We know the difference and we still explained it. The application notes do, too. So what else do you need? Exactly.I can't measure the vgs but clearly on the signals shown you can see the difference.
Where is the "zero volts line" for each channel in your scope picture?What do you mean by voltage offset?
No. I'm only talking about a way to analyze the operation mode. As said, there's no simple solution, except for reducing the controller gain.If you say positive rectifier terminal out, than I understand that this is the terminal also going to my feedback of the sg3525?
No. I'm only talking about a way to analyze the operation mode. As said, there's no simple solution, except for reducing the controller gain.
use a 15V reg to power the IR2113 ....
Hi,
With 24V power voltage and a 15V regulator.
--> HO may go up to (24V + 15V =) 29V referenced to GND ... to get a V_gs at the upper Moseft of about 15V.
This is how a bootstrap circuit is meant to operate.
Klaus
best to show your ckt ...
- - - Updated - - -
at 24 volt you may be killing your fets with over current ...
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?