Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

0.18um VCO at 3Ghz: issue with delay cell in ring oscillator

Status
Not open for further replies.

pnanda65675

Member level 2
Member level 2
Joined
May 24, 2004
Messages
45
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
433
0.18um VCO at 3Ghz....

i need 2 design a VCO operatin at 3Ghz.after some survey i've found out the best archi tat i can follow is 4stage diff. ring topology becuz it has good jitter performance, accurate matching,50% duty cycle,better immunity 2 common mode disturbance..but i confused wit the delay cell in ring osc. cct, what r the diff between source-coupled pair wit the symmetrical load & common delay cell wic is drain n gate connected????wat r range of tunable in 0.18um technology???can somebody tel me abt the power consumption limit 2?? Is ring osc stand by itself r ther is someother extra cct wic complete a good performance VCO???
Thanks in advance....attachment r articles suggested is appreciated
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top