Continue to Site

How is zero produced at the output of a LDO?

Status
Not open for further replies.
L

liucheng311

Junior Member level 3
Junior Member level 3
Joined
Jul 15, 2009
Messages
28
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
China
Activity points
1,466
hello,everyone
i am considering the physical meaning of half plane zero,i learned that there will be a zero produced when there are two signal paths from input to output.
but there is also a zero at the output of a LDO which is produced by the ESR and output capacitor,i dont know how this zero is produced,could anyone explain it please?
 

Re: how is zero produced

Hi,

By LDO do you mean low drop-out regulator, right?
Think that an RC series branch acts lika a "short circuit" for some (complex) frequency s0 such that R+1/(s0*C)=0, i.e. s0=-1/(RC).
At that complex frequency the output is short circuited, so the output votage is 0 even if there is a nonzero input at that frequency.
Non necessarily a zero is produced by two paths that cancel (this is one possible origin, but non the only one).
Regards

Z
 

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top