Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to extract RLC parameters through cadence virtuoso 6.1.4

Status
Not open for further replies.
C

chandrakantjohnson

Newbie level 3
Newbie level 3
Joined
Aug 27, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,309
i have a problem during the extraction of RLC after layout .
here R & C parameters are showing but inductance are absent . but whenevr we go for inductance extraction using option Assura -> run RCX -> extraction ..
the debug line is appearing like required field for peec mode ...

cn anyone suggest ..why this error is coming .. is it any licence related problem ..


thanks ..
 

most pdk have only r and c extraction info. assura may not be able to find inductance related info in the kit for extraction. if u need u can add inductance to your signal path and check it.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top