Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

priority mux diagram necessary with the RTL also

Status
Not open for further replies.
S

sun_ray

Advanced Member level 3
Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Activity points
6,828
Can anyone draw a 4:1 priority mux that in synthesized using an if elesif statement? Please provide the RTKL of the 4:1 mux also, if possible.
 

//Verilog Code for 4X1 Priority Mux

module pr_mux4 (a,b,c,d,sel,out);

input a,b,c,d;
input [1:0] sel;
output out;

reg out;

always@(a or b or c or d or sel)
begin
if (sel == 2'b00)
out = a;

else if(sel == 2'b01)
out = b;

else if (sel == 2'b10)
out = c;

else
out = d;
end

endmodule;

Please find the figure:
 

Attachments

  • pr_mux.bmp
    541 KB · Views: 165
Well done vivek_p.

Can you please let me know the reason it is said that the priority mux is used to provide priority on late arriving signal. For nexample in the above code the signal named a is a late arriving signal.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top