Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Use Taylor series to show that the truncation error for the Yee’s FDTD method

Status
Not open for further replies.
M

mikeyw88

Newbie level 5
Newbie level 5
Joined
Oct 3, 2011
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,330
Use Taylor series to show that the truncation error for the Yee’s FDTD method in a one-dimensional staggered grid is O(Δt2)in time and O(Δx2)in space.
 

You can ask for help about your homework but the intension of this is to help you do your homework rather than do the homework for you.
What exactly is your question and what have you done so far?

Alex
 

alexan_e said:
You can ask for help about your homework but the intension of this is to help you do your homework rather than do the homework for you.
What exactly is your question and what have you done so far?

Alex
Click to expand...

untitled.png

I believe this is the expansion but what more am I supposed to show?
 

You could start by actually stating "Yee’s FDTD method in a one-dimensional staggered grid". And then calculating the error term using appropriately truncated Taylor series.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top