Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

6800 clock signal :: delay time

Status
Not open for further replies.
X

XC.6800

Newbie level 3
Newbie level 3
Joined
Aug 15, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,308
6800 clock signal is defined to be NON OVERLAPPING phase-1 and phase-2

however reading from datasheet, the delay time "td" is maximum 9100 nano second.
this means phase-1 and phase-2 could be @ the same logic maximum 9100 ns.
which I find it is contradictory to the NON OVERLAPPING requirement.

could someone help me understand this confusion.

thank you very much
XC
clock delay.JPG
 

Hi XC,

Non overlapping refers to H level.
Note that td has a minimum of 0 ns. So, logic H's can not overlap.
Regards

Z
 
this means phase-1 and phase-2 could be @ the same logic maximum 9100 ns
Click to expand...
This conclusion is not founded by the datasheet. All specfications have to be kept at the same time. In this case, the tcyc specification implies, that only one of the two phase gaps can be extended to the maximum time amount of 9.1 µs.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top