ravics
Advanced Member level 4
- Joined
- Sep 1, 2010
- Messages
- 116
- Helped
- 4
- Reputation
- 8
- Reaction score
- 4
- Trophy points
- 1,298
- Location
- Shangri-la
- Activity points
- 1,852
I've come across keyword ALL to use in VHDL sensitivity list similar to * in verilog. I believe its added in VHDL-2008 features. However, when I use it, compiler throws an HDL Parsing error. Do I need to add any specific libraries to compile with Xilinx ISE native HDL Compiler?
