Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Setup time of a flip flop

Status
Not open for further replies.
A

anil4sat

Newbie level 6
Newbie level 6
Joined
Jan 29, 2008
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,369
Hi All,
Can you please tell me set up time of a flip flop changes in the design for a particular technology?
If yes, which factors are responsible for that?

Thanks in advance
Anil
 

I am not sure about oter factors but It is definitely affected by skew.
 

Hi,
I am talking about the setup time of the flop not the path.

thanks
anil
 

Setup time of FF will be technology dependent and it will be provided by vendor.

It will not change untill there is change/migration in Lib.
 

Hi ,
The setup time of the flip flop is totally technology dependent. Thats is the reason it use to change from vendors to vendors.
It depends on the size of the transistors.... ie 35nm , 65nm, 45 nm.
Regards,
Nishi
 

    V

    Points: 2
    Helpful Answer Positive Rating
flop setup time is constant, and it will vary only if the FF layout is changed, i mean internal routing and transistor placement,
for a semi-custom implementation where std-cells are supplied by a vendor,, so in this respect, setup time is constant for that flop which is mentioned in the .lib
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top