a_shirwaikar
Newbie level 6
hey,
could anyone please help me out with two things??
i have read in various documents that well biasing is not feasible below 65nm. However, I haven't managed to find any papers that prove these claims.
also, i know that threshold voltage affects both timing and leakage. but could you please give me formulae related to this?? derivations would be ideal.
Could anyone give me some explanations and also direct me to some papers on the above two mentioned topics?? thanks for any help, i really appreciate it :lol:
could anyone please help me out with two things??
i have read in various documents that well biasing is not feasible below 65nm. However, I haven't managed to find any papers that prove these claims.
also, i know that threshold voltage affects both timing and leakage. but could you please give me formulae related to this?? derivations would be ideal.
Could anyone give me some explanations and also direct me to some papers on the above two mentioned topics?? thanks for any help, i really appreciate it :lol: