Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to get 50ps delay when the input is around 4mV?

Status
Not open for further replies.
A

aliflaila420

Newbie level 2
Newbie level 2
Joined
May 31, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,295
i'm trying to design a analog delay circuit which will delay the input by 50ps. The problem is:

a) input level is very low (±4mv). so can't use inverter chain.
b) input signal is of very high frequency. 20GHz or more.

any advice would be greatly appreciated........
 

Hi,

Essentially capacitive delay is the easy way. the other option is trying to incorporate a buffer but to get such small delays of 50ps would be expensive and difficult at 20Ghz. (Unless you have Analog ASIC design..). Choose a pico-femto farad range cap.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top