Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

D-flip flop based on transmission gates and NAND2 gates

Status
Not open for further replies.
S

serhannn

Member level 4
Member level 4
Joined
Sep 28, 2010
Messages
69
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,939
I want to design a master-slave type D Flip-Flop using NAND2 (two-input) gates and transmission gates with asynchronous Set and Reset. I found out how to do it using NAND3 gates, but I don't have the schematic for NAND2 gates. Can anyone give a link to that or upload the schematic? Also, different kinds of D Flip-Flop topologies are appreciated.

Thank you very much.
 

Three input NAND gate using 2 input NAND gates.

**broken link removed**
 

Its very easy............design an ordinary D flip flop using transmission gates and inverters.........at the output 'q' terminal place one NAND2 gate with one input as the 'q' terminal of the flip flop and the other as 'Presetbar' this ll implement active low asynchronous preset input based D flip flop........with a similar logic reset also can be included........hope this helps.........
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top