Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It depends on if rst signal is synchronized or not. At the time rst is released (DFF become not reset) you do not hope clock toggle the flip flop at that time because it may induce race. So generally you should add constraint between clock and rst. Or rst can be synchronized before sent to clock gating. rst for flip flop could still be asynchronous.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
