Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

combinational vs sequential

Status
Not open for further replies.
H

hossam abdo

Full Member level 2
Full Member level 2
Joined
Mar 13, 2011
Messages
122
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Location
Alexandria, Egypt, Egypt
Activity points
2,064
if i have a circuit block , and i want to write VHDL code to describe it
i can write the code in either concurent statements or sequential statements.

but from the synthesis view , which of them is better.

thanks in advance
 

They are the same, no difference. Normally from coding point of view, if the logic is big or complex, you want to use sequential statements. Otherwise, if it relatively simple, use concurrent.
 
please , also i want to know . the eeprom standard cell in TSMC (its work and IO) , and the tool to generate the memory(eeprom)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top