Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what is the use of redundant vias ?

Status
Not open for further replies.
J

ja123

Newbie level 3
Newbie level 3
Joined
Mar 31, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,307
hi, can anyone tell me , why we go for the redundant vias .... and what are the effects of using the redundant vias
 

If you are talking about multiple vias for one connection...

effects/advantages
1effective connection resistance reduces because of parallel connection.
2probability of yield reduction due to spot defect or improper manufacturing greatly gets reduced.
3.in deep sub micron technologies increased cap may be noticed.
 
  • Like
Reactions: ja123

    J

    ja123

    Points: 2
    Helpful Answer Positive Rating
does it effects timing ??
 

Of course it affects timing. RC time constant is about two times bigger for one via, than for two vias.
 
  • Like
Reactions: ja123

    J

    ja123

    Points: 2
    Helpful Answer Positive Rating
EmilioSergio said:
RC time constant is about two times bigger for one via, than for two vias.
Click to expand...
This is only valid for very short connections. For long connections, the metal resistance of the wire would be dominant.
 
  • Like
Reactions: ja123

    J

    ja123

    Points: 2
    Helpful Answer Positive Rating
You are right, but it's just an example. And it depends on technology. Single via can have quite big resistance, for example in one of newest technologies via between metals can have from 20ohms to 100ohms resistance (source - technology documentation). So even for long connection it can have some significant impact if you use only one via.
 
  • Like
Reactions: ja123

    J

    ja123

    Points: 2
    Helpful Answer Positive Rating
I think the main reason is to maximize the yield....You dont want your chip to not work coz of a single via getting burnt off..
 
  • Like
Reactions: ja123

    J

    ja123

    Points: 2
    Helpful Answer Positive Rating
jeevan.life said:
I think the main reason is to maximize the yield....You dont want your chip to not work coz of a single via getting burnt off..
Click to expand...
Right, but it's not because burning off (for higher currents you need an array of vias anyway), but the minimal overlap used in submicron processes. Already a small misalignment together with some angle tilt during metal deposition may cause metal coverage failing inside the still accessible via wall. See e.g.
 
  • Like
Reactions: ja123

    J

    ja123

    Points: 2
    Helpful Answer Positive Rating
I once had a layout person use a single via connecting M1 to M2 in the output metal of a power op-amp. imagine the fun the customer would have had when passing 200mA
through a single via..........
 
  • Like
Reactions: ja123

    J

    ja123

    Points: 2
    Helpful Answer Positive Rating
Thats what it all comes down to...yield==no.of successful chips..Put more vias get more out of your chip
 

    V

    Points: 2
    Helpful Answer Positive Rating
also you could see multiple vias for thermal disapation. usually these vias however would not connect to any other net.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top