Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Some interesting reading and links.
"Electromagnetic Compatability Engineering" Henry Ott ISBN798-470-18930-6
"High-Speed Digital Design" Howard Johnson & Martin Graham ISBN 0-13-395724-1
"Right The First Time" Lee W. Ritchey Free Download Right the First Time
And one of my favorites:
Especially number one, regarding clocks, which will apeal to all those that instead of using the
clock or crystal next to a device on a board, add a seperate board with long leads to achieve low jitter. The 10 Best Ways to Maximize Emission from Your Product
For signal integrity calyptech offers some good understanding about SI. Eric Bogatin simplified Signal integrity is a good start.
SIgnal integrity we can classify it in 2 brad catagories
1. Frequency Domain analysis
2. Time domain analysis
in time domain analysis we can analyze 2 things
i) signal quality which we can call it as reflection analysis, as we concentrate more on signal quality that is overshoot, undershoot non-monotonic regions during transitions.
ii) The timing analysis, which is the timing budget calculation that is Setup time and Hold time margins for all the signals like data, address..
Power integrity concern even am not much familiar with it, may be some one can suggest some good books on it. Like why we going for Power integrity, how do we analyze the issues for Power integrity.
Does PI means for whether the Board IC's take proper amount of voltage allotted to them. If so what is the relation between PI analysis and EMC analysis. does that correlate?
Lets get back to some technical discussion, we can clarify each others doubts and questionnaire
---------- Post added at 18:36 ---------- Previous post was at 18:31 ----------
I forgot to tell about Frequency domain analysis. The analysis is mainly focused on the Return loss and Insertion loss, TDR as the frequency is going to be more than 1GHz the effect of every component on the board becomes very vital and significant. EVery inch of the trace and VIA needs to be analyzed for the channel to pass. Say if VIA's are the problem due to stub length then proper usage of back drilling and ways to minimize the loss need to be understood.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
