Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Run Time error in questasim6.4c/Virtual interface resolution cannot find a matching

Status
Not open for further replies.
B

Basu_Gouda

Member level 1
Member level 1
Joined
Nov 15, 2010
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Bangalore
Activity points
1,520
Hi
I am using questasim 6.4c for my verification using system verilog and using coverage driven methodology.

I am facing an error as specified below
/lib/ram_env.sv(62): Virtual interface resolution cannot find a matching instance of interface 'ram_if.DR_MP'

I tried to sort out from some of the given solution in net but in vain please could somebody help me out

Thanks in advance
 

Can you please paste line no:62 of /lib/ram_env.sv to understand more about the issue. For top level, I believe some virtual interface declared and the hierarchical path for the same is not existing.

-paulki
 
paulki said:
Can you please paste line no:62 of /lib/ram_env.sv to understand more about the issue. For top level, I believe some virtual interface declared and the hierarchical path for the same is not existing.

-paulki
Click to expand...

virtual ram_if.DR_MP dr_if;// Virtual interface declared

line 62:repeat(5)
@(dr_if.dr_cb);

its just used to provide some delay before doin one or the other option
 

Check the interface "dr_if" for the signal "dr_cb" whether declared inside the interface.
 

hi
yes it is declared within the interface

Here is the full interface
interface ram_if(input bit clock);

//Define all DUV ports as logic data type
logic read, write;
logic [7:0] wr_address, rd_address;
logic [15:0] data_in, data_out;

//Define Driver Clocking Block
clocking dr_cb@(posedge clock);
output data_in, rd_address, wr_address,read, write;
endclocking


//Define Receiver Clocking Block
clocking rcv_cb@(posedge clock);
input rd_address;
input data_out;
endclocking

// Driver Modport
modport DR_MP (clocking dr_cb);
// Receiver Modport
modport RC_MP (clocking rcv_cb);
endinterface
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top