Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

TO define via in allegro

Status
Not open for further replies.
J

jai_vardhan

Junior Member level 3
Junior Member level 3
Joined
Apr 19, 2010
Messages
26
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Location
noida
Activity points
1,406
Hi plz any body tell me how to define via in allegro as i am facing problem when changing layer from top to bottom it is saying no via defined.
 

First, use the padstack editor to create your own via padstack. Then open the constraint manager. Select the Physical Constraints "tab" (on left). Expand "Net" and select "All Layers." In the 8th column (titled "Vias"), click in one of the blank cells. Select your newly created via padstack, and double click it to add it to the via list. Copy this to all traces that you want to have the same via. If desired, you can place multiple via padstacks in the list in decreasing priority. You can then select which via to use when routing the board.
 
  • Like
Reactions: ccao

    C

    ccao

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top