Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

standard cell library design

Status
Not open for further replies.
N

nikita gupta

Newbie level 3
Newbie level 3
Joined
Jan 5, 2011
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
Hi,
I am designing TSMC 0.35um standard cell library for my college project. i have designed basic logic gates with minimum W and L. How can i design these for different driving strength and so how layout will change.

Now i am also trying to make Latch so plz suggest me helpfull links and material.
 

high drivability is a product of paralell connection of gates. For layout, you place 2 cells side by side and connect the poly, and then either connect output metals or share the output diffusion if you can.
 

nikita gupta,

Design a basic cell 0f 1X drive as per your spec, and for higher drives jus multiply with drive.
For Ex : 1X Inverter L- 0.35.. Wn - 0.5 Wp - 1.2 Derrive 2x from 1X.. For 2x L - same Wn -1 and Wp - 2.4
 
Somashekhar said:
nikita gupta,

Design a basic cell 0f 1X drive as per your spec, and for higher drives jus multiply with drive.
For Ex : 1X Inverter L- 0.35.. Wn - 0.5 Wp - 1.2 Derrive 2x from 1X.. For 2x L - same Wn -1 and Wp - 2.4
Click to expand...

exactly....2X=2 * 1x cells shared together to save area and reduce leakage
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top