dineshvv
Newbie level 4
I choosed a ieee paper to do my final year project whose title is Effectiveness of Low power technique of dynamic logic under temperature and process variations.. Am having pspice version 9.2 software.. is it possible to perform power analysis to determine leakage power and delay in pspice.. Can anyone help me to do this project. I know the concepts but dont have idea in using software.. pls help me<<<>> If anyone interested reply me.. ill give my project details and modifications.. pls respond me asap.