Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help me declare the array of a SRAM memory using Verilog

Status
Not open for further replies.
S

stephina

Newbie level 1
Newbie level 1
Joined
Dec 3, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
I need to design a 16MB SRAM Memory in my project..can a nyone help me with the way I need to declare the array for memory using verilog.
What will be the array size so as to get a 16MB memory, what will be the number of address bits required for that..
I am not able to understand the correspondance of address to its related data.. I mean how will address get linked with the data.
I need to do this all with verilog code

Thanks in advance
 

Re: Design a SRAM Memory

Number of data words to be stored in the memory = Memory size = 2 ^ (Number of address bits).

There is no correspondence between the data and address as such. The address width only defines the amount of data that can be stored.

Hope you can do rest of the calculation. :)
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top