Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] verilog port connection

Status
Not open for further replies.
X

xpratx

Junior Member level 3
Junior Member level 3
Joined
Apr 8, 2010
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
india
Activity points
1,477
hi,

i am new to verilog and i have a question. i don't know if it is possible or not.

i have a project 3 modules now i want to connect a output port of one module to input port of another module if input of third module satisfy some condition.

anyone could explain with a small example?
 

you can connect a mux to the input of the required module. you can use the condition as select signal and connect the outputs of previous modules as input for the mux.
 
  • Like
Reactions: xpratx

    X

    xpratx

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top