Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to improve PSRR+ in a two stage op amp?

Status
Not open for further replies.
R

ray.deng

Newbie level 6
Newbie level 6
Joined
Dec 14, 2009
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,406
This is a two stage op amp. The first stage is a folded cascode and second stage is common source stage. I'm directly using the second stage driving the output resistance. I'm measuring the PSRR+ by connecting the output to the negative input while grounding the positive input. See the schematic.

With a singal source at the positive voltage supply, I got a PSRR+ at about 22dB at 1Mhz. However, the project spec requires 40dB at 1Mhz. What should I do to improve the PSRR+? By the way, PSRR- seems to be fine. It is about 60dB at 1Mhz. Thanks!
 

Attachments

  • schematic.JPG
    schematic.JPG
    237.9 KB · Views: 378

Re: How to improve PSRR?

One simple way is to shift the frequency response of your open loop amplifier upwards over the entire frequency range, till it's UGB. This way you increase the loop gain and hence the supply noise would be rejected by the loop.

Another way is to put big caps at the supply, bypassing the supply noise to ground.
 
Re: How to improve PSRR?

One thing is, to bypass current-mirror gate nodes to their
reference rail (vV+ or V-) to ensure that the bias is as
supply-rejecting as practical. V+ pulls directly on the
front end and common-mode current deviation on the
diff pair pushes through the whole rest of the part.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top