Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Synthesize SRAM compiler output in verilog

Status
Not open for further replies.
K

kyonglee

Newbie level 5
Newbie level 5
Joined
Oct 20, 2010
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,361
Hello,

I am using artisan sram compiler and could get verilog view for my sram. I am trying to synthesize the sram with some glue logic using design compiler, but failed because the verilog code for sram is not synthesizable. I have tried to generate everything that I can generate from the sram compiler, but the only files that might be relevant to design compiler is the verilog code and .lib files.

Is there any way that I can synthesize sram from sram compiler? Any comments and links are good and step by step instructions are better.

Thanks!
 

1. using library compiler convert lib file to db file
2. add the db file to your dc synthesis scripts, like "set link_library [concat $link_library $your_mem.db]

done !
 
Thank you!!
I didn't include .v file from my sram compiler but do include .db file.
Design compiler consider my sram as a black box, so there is no sram synthesized in my gate level netlist, but timing report contains sram timing information.
This is exactly what I want.
 

kyonglee said:
Thank you!!
I didn't include .v file from my sram compiler but do include .db file.
Design compiler consider my sram as a black box, so there is no sram synthesized in my gate level netlist, but timing report contains sram timing information.
This is exactly what I want.
Click to expand...

%dc_shell> check_design
to check there are any unresolved module, if yes. check your search_path
you need to add Memroy Verilog top module(only input & output port information) to you Design
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top