Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The Transient Analysis of the OPA in Pipeline ADC

Status
Not open for further replies.
wjxcom

wjxcom

Full Member level 5
Full Member level 5
Joined
Sep 7, 2005
Messages
283
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,298
Activity points
3,862
Hi all: I'm designing a 10 bits 50MHz/s Pipeline ADC, and design a good OPA is difficult for me!

Now I have designed a gainboosted opa, after the Transient Analysis, I found that the settling time is about 46ns, it's too long!

But at the same time I found that at 8.5346ns, this OPA has already reach 0.99989V.

I don't know if this opa is suitble for PipelineADC!
I don't know if the voltage 0.99989V is suitble for PipelineADC!

Help me please, thanx!!

 

No reply? or I do not express my question clearly?
 

the period of 50MHz/s sampling rate is 20ns, in order to insure the signal settles to a stable value within half of the period, i think the amplifier should have a settling time of less than 10ns to achieve certain accuracy. so the settling time of 46ns is too long.
your OPA has already reached 0.99989V at 8.5346ns but still ringing, you have to wait untill it finally reaches to the desired value within acceptable error.
in a word, the settling time should be reduced further.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top