Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
This question is a little too generic. What is your source? How was the schematic generated? Does the tool you used to generate the schematic have the option to export Verilog?
This question is a little too generic. What is your source? How was the schematic generated? Does the tool you used to generate the schematic have the option to export Verilog?
Is this a SPICE circuit or, are you connecting gate in a schematic capture tool? I believe the tool should be able to export Verilog if you are connecting gates in the schematic capture tool.
Is this a SPICE circuit or, are you connecting gate in a schematic capture tool? I believe the tool should be able to export Verilog if you are connecting gates in the schematic capture tool.
So I'm still not sure how you got the design into the schematic tool. Did you instantiate gates or transistors? If you instantiated gates then the tool should export gates in verilog. If you instantiated transistors then I'm not sure what you should do.
So I'm still not sure how you got the design into the schematic tool. Did you instantiate gates or transistors? If you instantiated gates then the tool should export gates in verilog. If you instantiated transistors then I'm not sure what you should do.
Hi,
You cannot get a verilog file from a schematic. No tools are soo intelligent. You can get a schematic netlist from a schmatic. That is a transistor/gate level description of your circuit.
regards
Chethan
Hi,
If your verilog code is a small one, then you can handwrite the schematic by reading the verilog file. But again there are no tools which can convert your verilog code to schematic.
Hmm... The thing is that I want to do generic timing analysis for circuits. It should be generic and I want to compare the results which I obtained via hand calculations and the results obtained by simulating verilog.
I have obtained some verilog descriptions of some ISCAS benchmark circuits. Just dont know how to verify whether I am going on a correct path or not!
If you want to do a generic timing analysis using some bench mark circuits then u can build a verilog test bench and simulate them. create a test bench using any standard verilog tools like ncverilog or verilogxl and simulate ur design.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
