Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

clock synthesis with a generated clock by a macro (DC)

Status
Not open for further replies.
S

sicheng163

Member level 2
Member level 2
Joined
Oct 19, 2009
Messages
45
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
Chengdu,China
Activity points
1,567
Hi, all

I have to create a clock that is generated by a submodule, can I just use create_clock like this:
create_clock -period 10 [get_pins U_SUBMODULE/clkout]
Click to expand...
because I saw this message in a book:
create_clock is used to ... This command is applied to a pin or port, object types.
Click to expand...
so, I think it can be used on a pin?
or should I use create_generated_clock, but this macro is not simply a divider module, it's complicated,
what should I do now?
thanks!!
 

For Design Compiler, create_clock command can be used.

create_clock -period 10 [get_pins U_SUBMODULE/clkout]

since it is a hierarchical pin, in layout tool like ICC you have to give driver pin of (U_SUBMODULE/clkout).
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top