Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Measuring Res of subtrheshold cascaded pmos

Status
Not open for further replies.
M

milvapp

Member level 5
Member level 5
Joined
Apr 17, 2010
Messages
88
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Location
chania greece
Activity points
1,882
Hi all,
I have designed in Cadence a Subthreshold resistor by cascading pmos transistors
working in subtreshold region.
I dont know though how to measure the resistance of the
cascading circuit.
Any good ideas??

Thnx in advance,
Bill
 

While you can get very large resistances with subthreshold FETs, any noise will give you large temporal variations in the effective resistance. It is by no means a reliable resistance.
 
checkmate said:
While you can get very large resistances with subthreshold FETs, any noise will give you large temporal variations in the effective resistance. It is by no means a reliable resistance.
Click to expand...

I have already made my decision.It is a part of the circuit i am wrking at.Thnx for the info though.
 

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top