Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Unsynthesizable code Error in Synopsys Design Vision

Status
Not open for further replies.

Manwe

Newbie level 2
Newbie level 2
Joined
Jul 20, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,295
Hi,

I have a piece of Verilog code in an always block (with a posedge clock in the sensitivity list) that I am able to simulate but not synthesize using Synopsys Design Vision:
Code:
ctrlList.sram[addr1] <= 0;

All statements in the always block are non blocking. Other accesses to the sram module work, and code for those parts can be synthesized. Can someone tell me what's going wrong? Thank you.
 

In rtl passing value is not allowed, you are using ctrlList.sram[addr1] <= 0;

you are passing value to sram[addr1] to zero it is only used in testbenches.






Regards,
Ravi.
 

    Manwe

    Points: 2
    Helpful Answer Positive Rating
Manwe said:
Hi,

I have a piece of Verilog code in an always block (with a posedge clock in the sensitivity list) that I am able to simulate but not synthesize using Synopsys Design Vision:
Code:
ctrlList.sram[addr1] <= 0;

All statements in the always block are non blocking. Other accesses to the sram module work, and code for those parts can be synthesized. Can someone tell me what's going wrong? Thank you.

You are using "Cross Module access" which is called XMR - it is not allowed in Synthesis. You need to write to SRAM via addr/data interface/pins.

Regards
TeamCVC
www.cvcblr.com/blog
 

    Manwe

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top