Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question about toolflow

Status
Not open for further replies.
M

mrtxyz

Newbie level 3
Newbie level 3
Joined
Jul 9, 2010
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,306
Hello,

This is my first post in this forum and I don't have much experience with design tools. An here is my story why I'm here: At my university I have been working on a project to reduce power dissipation on the interconnect of a chip. Therefore i have designed a CO/DEC circuit at logic level in VHDL. Due to my theoretical calculations the circuit works fine and reduces the crosstalk effects on the links. This far, everything is fine.

Now i need to verify my solution with a simulation. I need to calculate power consumption and area overhead of my design. Using Xilinx tools is not possible because FPGAs are not suitable for inspecting low level effects such as crosstalk.

As i said before this is my first experience on this subject and need help to find a suitable tool. My input will be a 1).vhdl or .verilog, 2)a suitable library and 3)data transmitted on the interconnect, as output i'm expecting area and power characteristics of my design. What tools can you recommend me on this subject?

I have been looking forward to hearing from you. Any help will be greatly appreciated.

Thanks in advance
 

If you have access to synopsys design compiler and primetime/PX, it should do the job for you. synthesize the netlist with design compiler and read it into primetime/PX to get the power statistic information. You also need to have a library such as TSMC with library support for synopsys tools. I know all of TSMC standard libraries are characterized for power which is how synopsys tool calculates the power for your design.
 

    M

    mrtxyz

    Points: 2
    Helpful Answer Positive Rating
Yes, i have access to the Synopsys DC and Primetime. I should better start learning these tools.

Thanks a lot, helped me very much in desperate times :D
 

furthermore, if you want to do power analysis, you can try to use low-power flow!
 

mrtxyz said:
Hello,

This is my first post in this forum and I don't have much experience with design tools. An here is my story why I'm here: At my university I have been working on a project to reduce power dissipation on the interconnect of a chip. Therefore i have designed a CO/DEC circuit at logic level in VHDL. Due to my theoretical calculations the circuit works fine and reduces the crosstalk effects on the links. This far, everything is fine.

Now i need to verify my solution with a simulation. I need to calculate power consumption and area overhead of my design. Using Xilinx tools is not possible because FPGAs are not suitable for inspecting low level effects such as crosstalk.

As i said before this is my first experience on this subject and need help to find a suitable tool. My input will be a 1).vhdl or .verilog, 2)a suitable library and 3)data transmitted on the interconnect, as output i'm expecting area and power characteristics of my design. What tools can you recommend me on this subject?

I have been looking forward to hearing from you. Any help will be greatly appreciated.

Thanks in advance
Click to expand...

Hi,
Try Synopsys DC compiler ....... dat will be best ......
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top