Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is an ERC check ?

Status
Not open for further replies.
K

kapilsn

Member level 4
Member level 4
Joined
Feb 13, 2008
Messages
73
Helped
9
Reputation
16
Reaction score
0
Trophy points
1,286
Activity points
1,701
How is an ERC check diffrent from Extraction checks?What does it check for?
 

Re: What is an ERC check

In my opinion, it check against errors during layouting, such as a P substrate guardring inadvertently connected to VDD and Nwell guardring connected to gnd.
If these errors exist and you didn't run ERC, calibre will issue a warning about soft connection conflict during LVS anyway.
 

Re: What is an ERC check

Hi,
Yes in ERC (Electrical Rule Checks) there are certain checks like
1) Any Floating Nwells .
2) Any Floating Substrates.
2) Is Nwell tap connected to GND
3) Is PSubstrate tap connected to VDD
4) Any transistor is connected between VDD and GND
etc...
These Checks are very important to know, must inform to designer or team lead to identify for any drastic errors which may cause circuit malfunction or circuit distruction.
 
Re: What is an ERC check

kapilsn said:
How is an ERC check different from Extraction checks? What does it check for?
Click to expand...
Here are a few (anonymized) error messages from our Electrical Rules' Check:
  • "Substrate without TAP, # ERC"
  • "N-well without TAP, # ERC"
  • "Spacing between two n-wells at same potential < min_n-well_spacing"
  • "Spacing between two n-wells at different potential < min_diff_n-well_spacing"
  • "Spacing between two n-wells in HV area at different potential < min_HV_n-well_spacing"
  • "Short between subsTap and DrainN, # ERC"
  • "Short between wellTap and DrainP, # ERC"
 

Re: What is an ERC check

Hi,
The ERC checks are mentioned above.
Extraction checks means : During LVS there are few steps like device recognisation, connectivity extraction and comparition. During "connectivity extraction" if the tools founds any errors it will give "Extraction errors" . The connectivity errors are like

1) Different Ports are shorted (like VDD and VSS are shor).
2) Same Port name in different nets.
3) Same net have different Port names.
etc..
If the Extraction error occurs during lvs , the layout and schematic comparison process will not takes place and tool abort with Extraction errors.
I think this information helps u..
cheers.
 
  • Like
Reactions: ananas

    A

    ananas

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top