Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Layer used to isolate substrates in UMC 130nm process

Status
Not open for further replies.
S

sree_lakshmi

Junior Member level 2
Junior Member level 2
Joined
Jun 16, 2007
Messages
24
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,283
Location
hyderabad
Activity points
1,410
Hi All,

I'm doing a test layout in UMC 130 nm process.
An NFET substrate is connected to net "V6" where as all the other NFET's bulk is connected to SUB.
I dont even have design rule document with me.
Can any one say which is the layer to be used for isolating two substrates.

Thanks,
Sree
 

my wild guess would be psub2....this is a CAD layer.
if you need a real isolated psub, you need to have deep nwell.
 

but i dont see either psub layer or dnwell layer in the LSW.
for time being i changed the schematic connection to get lvs clean.
thank you
 

surround this FET wiht nwell or nwell guard ring..connected to power..... this will give local isolation for fet and thus seperate sub.... this will clean LVS..... no need to modify schematic....

best of luck..
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top