Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

DC-DC , about gate drive circuit.

Status
Not open for further replies.
R

rock_zhu

Member level 1
Member level 1
Joined
Aug 18, 2005
Messages
40
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
Hangzhou,China
Activity points
1,526
Hi, all
There is a urgent question about the power pmos and nmos gate drive circuit.
The gate drive circuit is composed of invertor chain. PG and NG are the gate node of PMOS and NMOS respectively.
we know that for efficiency consieration this time interval should be in a range.
If the time is small there is short current and if the time is large the diode between drain ant source of NMOS will conduct current for a long time.

My question is how to set the interval time between the rising/falling edge of PG and NG? Is there any rule for this?
Thanks.
https://obrazki.elektroda.pl/24_1272426956.jpg
 

It depends on your technology and can be found out only through simulations. Simulate across all corners and ensure that there is enough margin for the non-overlap time so that the supply does not short to ground or, the efficiency does not get hit.
 

    R

    rock_zhu

    Points: 2
    Helpful Answer Positive Rating
There are also some schemes that do adaptive control of this. I believe TI has something like this in their products. Google it.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top