Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

why pwm is having low effecinecy at low loads?

Status
Not open for further replies.
B

bharatsmile2007

Full Member level 3
Full Member level 3
Joined
Sep 19, 2007
Messages
179
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
2,306
Hi all

can any one explain me "why pwm is having low efficiency for light load conditions in DC-DC converters?"

Thanks
 

Hi

I assume by light loads you mean large impedance load .

If that is the case, it is due the the "wasted power" would become dominant when duty cycle becomes small, i.e. low modulation index.
when that happens, you load power will decrease while "wasted power" maintain the same. That degrades your power efficiency overall.

Best Regards,
Linfei
 
To keep pwm mode at light load, you need to disable zero comparator. That means DC-DC will allow inductor current discharge to negative current. It is wasted current. So that DC-DC will lose Eff because of this current
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top