Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

verification project suggestion

Status
Not open for further replies.
J

jszair

Junior Member level 3
Junior Member level 3
Joined
Sep 25, 2009
Messages
25
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,479
Hi all,

I need to do a verification related class project. I'm thinking of using ovm to verify a project from opencores.

I'm new to verification and ovm so I don't know how big of a verification target is suitable for a term project...which needs to be done in 1.5 month. One choice in my mind is a spi interface controller.

Any suggestions?

Thanks!
 

you need a verification environment to support all team member to do verification work!
 

    J

    jszair

    Points: 2
    Helpful Answer Positive Rating
ljxpjpjljx said:
you need a verification environment to support all team member to do verification work!
Click to expand...

Meaning what? Like questa for ovm? Is that all I need?

My department does have some verification tools available in Unix workstations.

What's the minimum environment requirements for ovm and vmm?

Thanks!
 

I wouldn't suggest using OVM when you only have 1.5 months to work on the project. It takes at least a couple weeks to get comfortable with the OVM methodology before you can develop your environment. I would suggest just develop simple BFM to drive/capture the stimulus and use a reference model approach to check the correctness of your output.

- Hung
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top