Divide by 3 or Divide by n Counter

• Apr 19, 2004

• #1

R

ramana_k22

Newbie level 6

Joined

Mar 9, 2004

Messages

12

Helped

1

Reputation

2

Reaction score

1

Trophy points

1,283

Activity points

73

divide by n counter

Hi all,
I want to know how to design a divide by 3 counter with 50% duty cycle.
Ramana

 

• Apr 19, 2004

• #2

K

kaven

Newbie level 6

Joined

Jul 11, 2002

Messages

13

Helped

0

Reputation

0

Reaction score

0

Trophy points

1,281

Activity points

52

divide-by-n counter

1. simply use a 2 bit synchronous johnson counter with truth table as 00/01/11....( initial as 11 / Q1, Q0 / Q0 as LSB )
2. a independent T-FF whose clock come from CK*Q1*Q0 + /CK*/Q1*Q0, the output of T-FF is required
3. If full synchronous is required, more complex one similar as about

 

• Apr 19, 2004

• #3

B

brmadhukar

Advanced Member level 3

Joined

Jun 21, 2002

Messages

839

Helped

42

Reputation

84

Reaction score

11

Trophy points

1,298

Location

India

Activity points

6,783

divide by 3 frequency divider

Hi,
Use DCM module which I know is in Xilinx.
BRMadhukar

 

• Apr 20, 2004

• #4

V

vempus

Member level 2

Joined

Mar 2, 2004

Messages

45

Helped

0

Reputation

0

Reaction score

0

Trophy points

1,286

Activity points

183

divide by 3 counter

Design a counter asynchromous will be easier using 2 JK flip flops
Use 2 JK flip flops Use the out put of LSB and MSB through a nand gate to trigger the clear pin of the flip flops to restart counting

 

• Apr 20, 2004

• #5

B

Btrend

Advanced Member level 1

Joined

Dec 26, 2003

Messages

422

Helped

71

Reputation

142

Reaction score

14

Trophy points

1,298

Activity points

3,984

synchronous divide by 10 counter

try this

 

• Apr 20, 2004

• #6

S

silver_kiss

Newbie level 5

Joined

Apr 6, 2004

Messages

8

Helped

1

Reputation

2

Reaction score

1

Trophy points

1,283

Activity points

59

design of divide by 3 counter

just go through this!!!
all the best

 

• Apr 23, 2004

• #7

T

tut

Member level 4

Joined

Dec 12, 2003

Messages

78

Helped

7

Reputation

14

Reaction score

2

Trophy points

1,288

Location

India

Activity points

720

what is a divide by n counter

I'll try 2 sum up the steps:
1. Generate two clocks at half the desired frequency with a quadrature-phase relationship (constant 90° phase difference between the two clocks).
2. Generate the output frequency by exclusive-ORing the two waveforms together. 'coz of the constant 90° phase offset, only one transition occurs at a time on the input of the exclusive-OR gate.

Reference taken from the file attached...
It gives description of majority type of clock dividers..

Hope it helps u...

tut..

 

Attachments

• clock_dividers_made_easy.pdf

  116.9 KB · Views: 584

• Apr 25, 2004

• #8

D

ddt694

Full Member level 3

Joined

Dec 12, 2002

Messages

170

Helped

4

Reputation

8

Reaction score

0

Trophy points

1,296

Activity points

1,400

design a divide-by-7 counter

my design[/img]

 

• Jun 14, 2004

• #9

W

waxdog

Guest

divide by 3 counter + xilinx

Refer any PLL book.

 

• Jun 14, 2004

• #10

Y

yeechyan

Advanced Member level 4

Joined

Jun 14, 2004

Messages

111

Helped

2

Reputation

4

Reaction score

1

Trophy points

1,298

Activity points

897

divide by 3 design

Try to use a divide-by-two frequency divider to generate a signal with half the frequency of the original. And then use an AND Gate to sum up the original and the divided signal.

 

• Apr 19, 2005

• #11

S

savadi

Junior Member level 3

Joined

Sep 14, 2004

Messages

26

Helped

0

Reputation

0

Reaction score

0

Trophy points

1,281

Activity points

258

n counter

Use a 3bit counter

 

• Jan 6, 2010

• #12

S

srinisv

Newbie level 2

Joined

May 12, 2009

Messages

2

Helped

0

Reputation

0

Reaction score

0

Trophy points

1,281

Activity points

1,286

Re: design of divide by 3 counter

silver_kiss said:

just go through this!!!
all the best

Click to expand...

Good Document Thanks

 

• Jan 22, 2010

• #13

neils_arm_strong

Full Member level 5

Joined

Jan 5, 2006

Messages

288

Helped

22

Reputation

44

Reaction score

3

Trophy points

1,298

Location

Bangalore, India

Activity points

3,247

Re: divide by 3 design

yeechyan said:

Try to use a divide-by-two frequency divider to generate a signal with half the frequency of the original. And then use an AND Gate to sum up the original and the divided signal.

Click to expand...

That will give a divide by 2 with 33.33% duty cycle.

 

• Apr 6, 2011

• #14

D

dhaval4987

Full Member level 3

Joined

Oct 17, 2009

Messages

161

Helped

12

Reputation

24

Reaction score

12

Trophy points

1,298

Location

AZ

Activity points

2,325

Re: divide by 3 design

Use 2 D-FFs, say D1 and D2. both operate on same CLK. And D2=Q1. D1= (Q1 Nand Q2).

 

• Jun 19, 2012

• #15

Baas Rietrot

Member level 5

Joined

Jun 19, 2012

Messages

92

Helped

15

Reputation

30

Reaction score

15

Trophy points

1,298

Location

South Africa

Activity points

1,711

Re: divide by 3 design

Double the frequency and divide by 6. Multiplying can be done with a RC circuit and a XOR gate. Divide by 6 with 3 flip-flops and a XOR gate.
This circuit will give a 50% duty cycle.

It can be done with the following circuit.



**broken link removed**