Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The miller effect is used to create a dominant pole in frequency compensated op-amps. Without it, integrated capacitances would be too small to be useful in this manner.
Miller effect can (like it or not) produce a slew-rate-limited
output transition. You can see this in slew-controlled CMOS
logic buffers and in power MOSFET applications - gate
resistor vs Cdg*dV/dt(out) enforce a maximum drain
slew rate.
In simple terms, the Miller effect allows a small capacitance to be "amplified", which is useful for compensation. Using a non-Miller capacitance for compensation means it will have a larger value, hence larger area.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
