Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

synthesis--speed falls down at virtex 4

Status
Not open for further replies.
L

lmtg

Member level 3
Member level 3
Joined
Jan 25, 2009
Messages
65
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Activity points
1,686
synthesis--speed

My design consists of severa blocks. Upon synthesis, each block achieves a max speed 0f about 500 M on virtex 4.When I put the design all together, the max possible speed falls down to 300M.

Is this normal?Or does thismean i'mdoing something wrong..

Plz Help ....
 

Re: synthesis--speed

this is normal only. u can give constraints to the net which are giving more delay. so that u can make u r design to run more faster.
 

synthesis--speed

Timing constraint you mean right? To path with max delay..
 

yes. Usually if u dont give any constraints the synthesis tool will just like that will place and route the design. But if u give some contraints like if u give the clock frequency as a constriants, it will try to fit the design to satisfy the constraint.

If still u find any problem of slow clock you have to find out the longest path and u have to redesign such that u r delay is reduced.
 

    L

    lmtg

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top