Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What are the guidelines that we use while doing floorplan?

Status
Not open for further replies.
K

kumar_eee

Advanced Member level 3
Advanced Member level 3
Joined
Sep 22, 2004
Messages
814
Helped
139
Reputation
276
Reaction score
113
Trophy points
1,323
Location
Bangalore,India
Activity points
4,677
Floorplan GuideLines

What are all the guidelines that we use while doing floorplan?.
 

Floorplan GuideLines

Mainly where to place the macros. For example, if you have cores that access memories, you want all the same type (for example, IRAMs for an ARM core, or PRAMs/XRAMs/YRAMs for a DSP core) to be in one area of the chip.
In addition, you may want to create regions (e.g., PLL dividers near the PLL) and place logic in that region. The layout person needs to take that into account and leave enough space.
 

    K

    kumar_eee

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top