Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

does synopsys has library generation tool?????????/

Status
Not open for further replies.
S

sudheerprasad

Member level 2
Member level 2
Joined
Aug 25, 2009
Messages
45
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Location
india
Activity points
1,676
hi,
does synopsys has library generation tool which produces .lib file from extracted netlist similar to cadence's encounter library characterizer or signal storm
 

U can generated library from library compiler and dc as well. But library compiler license is require , if u generate from dc , pt.
 

A tool called Library Compiler from Synopsys can do this task
 

in cadence signal storm or library characterizer,its enough if we just give the input transition times and output caps as input,it creates the stimulus vectors automatically and calls in any circuit simulator like spectre or hspice(small script will do it),and
genrates .alf file from which a .lib file can be generated using a single command ,
but i think what library compiler can do is to convert a .lib file into a .db file,and generate vhdl(VITAL) library for simulations,
 
in cadence to generate dotlib from ETS by extract_timing_model command. inputs are netlst and sdc and required library.

Aravind
 

Synopsys char tool is NCX. U can create the library for standard cells using extracted netlist and specific set of load slew values
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top