Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

4-bit counter code in VHDL

Status
Not open for further replies.

cooldonegalman

Newbie level 3
Newbie level 3
Joined
Sep 23, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
ireland
Activity points
1,304
Have to do a 4-bit counter code in VHDL.
It hads a 4 line input (A)
a 10Hz CLK input
a load input which is asynchronous
a UP/Down (Down is Not down) and is synchronous
a Reset input which is asynchronous
a 2 line setect input line (x)
a 2 line setect input line (y)
a 4 line output (count)
a one line output called (xeq Y)

Does anyone know the code . Any infomation that will help would be great.
Thank You[/u]
 

The source code is there in the Text book Digital design using VHDL by Brown and Vrensic u can go thorugh that
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top