Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It seems I ask this question without first referring on the board. After searching, I read some paper from others' recommendation.
Latch comparator seems a better choice over conditional 2-stage amp. I plan to try two topologies, one is preamp with latch and the other is only dynamic latch comparator.
If I get the detailed SIM results later, I will post them here
resolution is moderate, 8 or 9 bits.
sample rate is also moderate, around 100KSPS.
Only tough requirement is power, aiming to achieving nanowatt level.
if you want to save power you should use dynamic comparator, but it can have really big offset ~100mV , and you will not be able to simulate all effects...
problem is that offset is usually not constant and directlly affects on adc performances...
comparator has to be much beter than 8 bits... if you want to achieve 8 bit adc resolution...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
