Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is coresize(tiles)? Any units for this?

Status
Not open for further replies.
L

L Varalakshmi

Junior Member level 1
Junior Member level 1
Joined
May 28, 2009
Messages
15
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
1,363
What is coresize(tiles)?

Hi,

I am new to this FPGA and VHDl. I came across the word tiles(coresize) while going through some document.

Ex: It is given like Tile count is 241 for CoreABC(from Actel).

Can anyone tell me what "Tiles" is?
Any units for this, like we have have bytes for memory??

Thanks in advance.
 

Re: What is coresize(tiles)?

A tile is in Actel nomenclature the elementary cell, it can be configured as a FF or a generic 3 input 2 output logic function.

Hope this helps.


you can refer to a generic datasheet of any Actel flash device to see how a Tile is composed.

Regards
 
Re: What is coresize(tiles)?

Thank you....I have gone throungh the documents...Helped me a lot
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top